

(12) UK Patent Application (19) GB (11) 2 171 545 A

(43) Application published 28 Aug 1986

(21) Application No 8504546

(22) Date of filing 21 Feb 1985

(71) Applicant
Jing Tarnng Lin,
No 67 Tai Chung Road, Tai Chung City, Taiwan

(72) Inventor
Jing Tarnng Lin

(74) Agent and/or Address for Service
George Fuery & Co,
Whitehall Chambers, 23 Colmore Row, Birmingham
B3 2BL

(51) INT CL⁴
G08B 9/00

(52) Domestic classification (Edition H):
G4H 13D 14A 14B 14G 1A 60 RBS RCS
U1S 1714 2185 G4H

(56) Documents cited
None

(58) Field of search
G4H

(54) Radio remote control apparatus with encoded signals for automatic rolling doors

(57) A radio remote control apparatus with multi-digit ternary encoded signals for automatic rolling doors includes a signal transmitting device, Fig. 1 q.v., and a signal receiving device, Fig. 4 q.v., for controlling "up", "down" and "stop" movements of the automatic rolling door.




FIG. 1




FIG. 4

GB 2 171 545 A





FIG. 1






FIG. 3




FIG. 4



67

2171545




FIG. 6




FIG. 7

SPECIFICATION

Radio remote control apparatus with encoded signals for automatic rolling doors

This invention relates to a remote control apparatus for automatic rolling doors, and more particularly to a radio remote control apparatus with predetermined coded signals adapted for use in safely controlling the "up", "down" and "stop" of the automatic rolling doors.

Conventionally, all the remote control devices for automatic rolling doors can be used only for controlling the up and down of the automatic rolling doors, and, above all, the encoding numbers arranged therein for providing the control signals between the transmitting unit and the receiving unit thereof are confined to, at most, four digits. Even if, by chance, a known remote control device is provided with more encoding numbers, the circuit arrangement is pretty complicated, and therefore errors are easily incurred therewith. Consequently, problems encountered during the use of the known remote control device are as follows:

1) Since the operational control of the known remote control devices is usually restricted to the movements of straight up and down without any optional control function such as midway stop, if a child or something is clinging to the rolling door during its upward movement, it will endanger the life of the child or cause damage to the rolling door; and

2) Owing to the limitations of the encoding numbers between the transmitting unit and receiving unit, if a burglar can determine the operating frequency of the remote control device by means of a trial-and-error method using the encoding numbers, the chance of his success in finding out the exact control signals for opening the rolling door is very great to the distinct disadvantage of the owner. Therefore, the need for developing an improved remote control device with a simplified circuit arrangement but a very large range of encoding numbers is a pressing business.

It is accordingly a primary object of this invention to provide a radio remote control apparatus with encoded signals by which operations for controlling the up, "down" and "stop" of the automatic rolling doors can be safely and conveniently performed.

It is another object of this invention to provide a radio remote control apparatus with encoded signals for automatic rolling doors wherein the control signals can be arranged with $3^8 \times 3^9$ encoding numbers so as to offer a great variety of control signals for ensuring the safety performance thereof.

According to the present invention, these and other objects are achieved by providing a

signals for automatic rolling doors, which remote control apparatus comprises in combination a signal transmitting unit and a signal receiving unit. The signal transmitting unit includes: a control signal setting circuit for providing three kinds of control signals to be output only one kind at a time; a tri-state address encoding circuit connected to the control signal setting circuit for providing a multiplicity of tri-state address encoding numbers derived from a base 3 with multiple powers; a counting circuit coupled with the control signal setting circuit for providing the required output of oscillation thereat; an encoded number transmitting circuit connected to the tri-state address encoding circuit and the counting circuit for converting the tri-state address signals into the modulated signals with the address encoded numbers contained therein for the output; and a radio signal transmitting circuit connected to the encoded number transmitting circuit for receiving the modulated signals of the tri-state address encoded numbers and converting them into radio transmitting signals. The signal receiving unit includes: a PCM decoding circuit for receiving a PCM signal transmitted in mono-state series but containing tri-state information and decoding them for the output thereof; a tri-state signal discriminating circuit connected to the PCM decoding circuit for authenticating the output signal of the PCM decoding circuit and effecting the output therefrom; a second triggering circuit coupled with the tri-state signal discriminating circuit for converting the output signal of the latter into a triggering signal to be output therefrom; a feedback circuit connected to the second triggering circuit for feeding the triggering signal back to the PCM decoding circuit; and a control circuit coupled with the triggering circuit and the automatic rolling door to be controlled therewith for transferring the triggering signal into a control signal so as to perform the operational control over the "up", "down" and "stop" of the automatic rolling door.

Other objects and characteristics of the present invention will be apparent from the following detailed description of a preferred embodiment when read in conjunction with the accompanying drawing, in which:

Figure 1 is a block diagram of a signal transmitting unit embodied in the radio remote control apparatus with encoded signals for automatic rolling doors according to this invention;

Figure 2 is a circuit diagram of Fig. 1;

Figure 3 is a time sequence diagram of Fig. 2;

Figure 4 is block diagram of a signal receiving unit embodied in the radio remote control apparatus with encoded signals for automatic rolling doors according to this invention;

Figure 5 is a circuit diagram of Fig. 4;

Figure 7 is a modified circuit diagram of the preferred embodiment shown in Fig. 5 where an IC address circuit and a control circuit are removed therefrom according to this invention.

Referring to Figs. 1 and 4, there is shown a preferred embodiment of a radio remote control apparatus with encoded signals for automatic rolling doors according to this invention, which remote control apparatus comprises in combination a signal transmitting unit 1 and a signal receiving unit 2. As shown in Fig. 1, the signal transmitting unit 1 is combined with a control signal setting circuit 10, a memory circuit 20, a function encoding circuit 30, a tri-state address encoding circuit 40, a first counting circuit 50, an address converting circuit 60, a triggering circuit 70, an encoding number transmitting circuit 80 and a radio signal transmitting circuit 90.

Referring to Fig. 2, the control signal setting circuit 10 is mainly formed with three setting loops 11, 12 and 13 respectively arranged for "up", "down" and "stop" operations, and each having a pushbutton KB1, KB2, KB3 substantially coupled thereto. When the contacts of the pushbuttons KB1, KB2 and KB3 are not turned on, the output terminals b, a and c of the loops 11, 12, and 13 are kept in contact with the power supply Vdd and held at a logically high "H" state. Whereas, when the contacts of the pushbuttons KB1, KB2 and KB3 are separately turned on, the output terminals b, a and c of the loops 11, 12 and 13 are changed into a logically low "L" state.

The memory circuit 20 electrically coupled with the control signal setting circuit 10 is primarily composed of three R-S flip-flops 21, 22 and 23 respectively associated with the operations of "up", "down" and "stop" of the loops 11, 12 and 13. As can be seen in the drawing, the set terminal S3 of the flip-flop 23 for "stop" is connected to the "stop" loop 13 while the reset terminal R3 is coupled with a high potential source i thereof. Consequently, when the pushbutton KB3 is turned on, the set terminal S3 will be at low potential state and the Q3 output at high potential state, effecting a memory output therefrom. On the other hand, when the high potential source i is changed into a low potential level, the Q3 output will also output a high potential signal therefrom. As to the flip-flop 21 for "up", the set terminal S1 thereof is coupled with the outputs b and a of the setting loops 11 and 12 through an AND gate 24. Therefore, any low potential input therefrom will cause the set terminal S1 to remain at low "L" state. Meanwhile, as the reset terminal R1 is connected with both the output c of the setting loop 13 and the high potential source i through another AND gate 25, the reset terminal R1 is normally kept at "H" state. When any one of the outputs b and a of setting loops 11 and 12 for "up" and

put c of the setting loop 12 for "stop" together with the terminal i is kept at "H" state, the Q1 output thereof will feed a low signal to a node d, from which the low signal will be inverted through a NOT gate 26, causing the node e thereof to be at "H" state. This condition of high state at the node e is conducive to the coupling of the setting terminals of the "down" setting loop 12, to which the flip-flop 21 (for up) and the flip-flop 22 (for down) are connected, because only when the output a of the setting loop 12 is at "L" state, can an "L" state be produced at the Q2 output of the flip-flop 22.

If the output of the "down" setting loop 12 is kept at "H" state, and there is a signal output at the node e (either high or low), the Q2 output of the flip-flop 22 will remain at "H" state. To have the Q2 output being kept at "H" state is useful for the signal transmission at the node e no matter whether the signal is high or low. This condition will become clear in the following descriptions.

The function encoding circuit 30 associated with the memory circuit 20 is mainly a high-impedance semiconductor with an output g and a plurality of input terminals respectively connected to the output f of the "down" flip-flop 22 and the node e. When "L" signals are output from the Q2 of the "down" flip-flop 22, no matter what kind of signals are in transmission at the node e, the output of the terminal g will always be maintained open thereat. Whereas, when "H" signals are output from the Q2 of the "down" flip-flop 22, the input terminals of the high-impedance semiconductor switch 30 will be energized to conduct, and, in this condition, if "H" signals are present at the node e, "L" signals will be output from the terminal g.

The tri-state address encoding circuit 40 coupled with the function encoding circuit 30 comprises a first address portion 41 made up with nine high-impedance semiconductor switches in series for providing $3^9 = 19683$ address encoding numbers, and a second address portion 42 with eight high-impedance semiconductor switches for providing $3^8 = 656$ address encoding numbers. Therefore, when the first and second address portions 41 and 42 are connected in series, an output of $3^9 \times 3^8 = 129,147,163$ address encoding numbers is obtained therewith.

It shall be appreciated that the arrangement of the high-impedance semiconductor switches of the first and second address portions 41 and 42 differ a little from each other to provide an output of "up", "down" and "stop" signals with different addresses so as to ensure the security of the preferred embodiment of this invention. This will become clear in the following descriptions.

The counting circuit 50 is connected with the memory circuit 20. When any one of the pushbuttons KB1, KB2 and KB3 is pressed

down, a continuous memory signal from the memory circuit 20 will be fed to pin 12 of the counting circuit 50, and at the same time, the pins 9, 10 and 11 of the counting circuit 50 are actuated to oscillate thereat, and an output of alternate clock pulses in divide-by -2^{12} "H" and "L" potentials is developed across the pin 1 while another alternate clock pulses in divide-by -2^4 and divide-by -2^{13} and is output from the pin 7. Apparently, the alternating speed of the clock pulses output at the pin 7 is the highest. Thus, when the clock pulses have been alternated two times at the pin 1, only one alternation of the clock pulses is made at the pin 2. This advantage of staggering condition is useful for the alternate clock pulses to be fed back to the high-potential terminal i of the memory circuit 20. As a result, when the alternate clock pulses of the pin 2 are changed from "H" into "L", the high-potential terminal i will be rendered to produce an instantaneous "L" output therefrom and cause the continuous memory output of the memory circuit 20 to be cleared therewith. In the meantime, the counting circuit 50 will cease oscillating, and, after one complete cycle of the clock pulses is output at the pin 2, two complete cycles of the clock pulses have been output at the pin 1.

The address converting circuit 60 coupled with the counting circuit 50 and the tri-state address encoding circuit 40 is mainly combined with a NOR gate 61 and a NOT gate 62 connected in series where the NOR gate 61 is used to receive the signals output from the pin 2 of the counting circuit 50 and the not Q3 of the "stop" flipflop 23. When "L" signals are output from the not Q3 of the flipflop 23, the NOR gate 61 will be in an enabled state, and an "H" signal will be produced at the output C during the time the first half cycle of the "L" signal being output at the pin 2 of the counting circuit 50. On the other hand, the conduction of the switch elements C' in the first address portion 41 of the address encoding circuit 40 are also under the control of the output C in providing series output of the encoded address therefrom. While, when the second half cycle of the "H" signal is output at the pin 2, an "L" signal will be output from the NOR gate 61 and converted into an "H" signal through the NOT gate 62 and output from the terminal D thereof, by which the switch element D' in the second address portion 42 is controlled to conduct thereat. However, if the "H" signal is being output from the not Q3 of the "stop" flip-flop 23, no matter what kind of signal is being output at the pin 2 of the counting circuit 50, the output D of the address converting circuit 60 is always kept at "H" state. Such an arrangement is made for ensuring that whenever the pushbutton KB3 is pressed down, the encoded address signal of the second address

from.

The first triggering circuit 70 coupled with the counting circuit 50 and the memory circuit 20 is substantially an OR gate arranged therein for receiving the output signals coming from the memory circuit 20 and the pin 2 of the counting circuit 50 where any "H" signal from either circuits will cause an "H" output of the triggering signal from the OR gate 70.

The encoded number transmission circuit 80 connected with the counting circuit 50 and the first triggering circuit 70 is composed of a PCM tri-state address IC, such as the IC-145026 manufactured by the Motorola Corporation, where the signals coming from the pin 7 of the counting circuit 50 are received by the encoded number transmission circuit 80 at the pin 11 and used as the clock pulses thereof while the signals coming from the triggering circuit 70 are received at the pin 14 and used as a triggering signal thereof. In addition, the pins 1 through 7 as well as the pins 9 and 10 of the transmission circuit 80 are set as the address pins and respectively coupled with the corresponding high-impedance semiconductor switches of the tri-state address encoding circuit 40. Therefore, when the PCM IC circuit 80 is triggered, the address signals of the first address portion 41 or the second address portion 42 will be modulated and output through the pin 15 of the IC circuit 80. It shall be appreciated that, since the PCM IC available on the market at present is usually limited to 9 pins for the address, only 9 high-impedance semiconductor switches can be connected in series to the first and second address portions 41 and 42.

The radio signal transmitting circuit 90 connected to the encoded number transmission circuit 80 is conventionally combined with an RF oscillator, a modulator, an amplifier and an antenna for converting the modulated signals received from the encoded number transmission circuit 80 into the radio signals and transmit therefrom.

Shown in Fig. 3 is a time sequence of the signal transmitting unit 1 illustrated in Fig. 2. As shown therein, when the "down" pushbutton KB2 is pressed down, an "L" signal will be output from the terminal f of the "down" flip-flop 22 and the terminal d of the "up" flip-flop 21 where the "L" at the terminal d will be fed into the encoding circuit 30 as well as the reset terminal R2 of the "down" flip-flop 22 through the terminal e of the NOT gate 26. On the other hand, since the reset R2 of the flip-flop 22 is at "H" state, the output f is low, causing the encoding circuit 30 to be at an open condition thereat so that an open signal is produced at the output g thereof. In the preferred embodiment of this invention, the "open" signal represents the "down" control position. Beside, the output at the terminal k is a low potential which is used

ing the required oscillation therefrom, and, owing to the fact that the output 3 is also at a low potential level with respect to the not Q3 terminal of the "stop" flip-flop 23, the encoded addresses of the first and second address portions 41 and 42 are output at the terminal n in positive-negative half cycle series.

When the pushbutton KB1 for "up" or KN3 for "stop" is pressed down, the output at the terminal f is always at "H" state. Thus, if the "up" pushbutton KB1 is pressed down, an "H" signal from the terminal e will be output through the terminal g. This "H" signal in the preferred embodiment represents the "up" control position. However, if the pushbutton KB3 is pressed down, an "1" signal from the terminal e will be output through the terminal g, and this "1" signal in the preferred embodiment represents the "stop" control position.

On the other hand, if two of the three push-buttons KB1, KB2 and KB3 are pressed down simultaneously, the resultant operations can be clearly seen in Fig. 2 where the sequence occurs from first "stop", then "down" and the last "up". It shall be appreciated that every time the pushbutton is pressed down, only one signal is permitted to be output. In the preferred embodiment, the "stop" signal comes first in the sequence simply because the inventor of this invention considers that the "stop" feature is important for the automatic rolling doors and, of course, there is no limitation in this configuration. It shall be further appreciated that modifications can be readily made in the preferred embodiment of the transmitting unit 1, as an example, by changing it into a bistate function for "up" and "down" and the like, without departing from the scope of this invention.

Referring to Fig. 4, there is shown a preferred embodiment of the signal receiving unit 2 according to this invention, which signal receiving unit 2 is mainly combined with a PCM signal decoding circuit 110, a tristate signal discriminating circuit 120, a second triggering circuit 130, a feedback circuit 140 and a control circuit 150.

As shown in Fig. 5, the PCM signal decoding circuit 110 is combined with a superheterodyne receiver 111, a first PCM tri-state address IC MSI1 and a second PCM tristate address IC MSI2. The first PCM tri-state IC, such as the IC-145028 manufactured by the Motorola Corporation, includes 9 address codes from A1 to A9 which are capable of decoding up to 3^9 encoding numbers, a first RC oscillating loop R21, C22, and a first RC timing circuit R23, C24 respectively coupled with the pins 6, 7 and 10. The PCM tri-state signals output in mono-state series received from the transmitting unit 1 are first compared by the first RC oscillating circuit R21, C22 for frequency identification, decoded through the address codes A1 to A9 of the IC MSI1 for

encoding number identification, and then the identified signals are permitted to output from the pin 11 within the time limit set by the first RC counting circuit R23, C24. The second PCM address IC MSI2 same as the IC-145028 above has 8 address codes from A1 to A8, a second RC oscillating circuit R24, C26 and an RC counting circuit R25, C27 separately coupled with the pins 6, 7 and 10 of the IC MSI2 whose pin 12 is used as a function code while the pin 11 is used as an output code thereat. Similarly, the PCM tristate signals output in mono-state series received from the transmitting unit 1 are separately compared in frequency through the second RC circuit R24, C26 and decoded in encoding numbers through the address codes from A1 to A8 for outputting the identified signals thereof from the pin 9 with an additional "H" signal output from the pin 11 in a time set by the second RC counting circuit R25, C27. As can be seen from the drawing, the IC MSI 1 is connected to the IC MSI2 in series through an AND gate 113. It shall be understood that the time duration set by the R23, C24 in the counting circuit of the IC MSI1 is sufficient for enabling the IC MSI2 to receive a complete transmission of two PCM mono-state signals so that a high selectivity in $3^8 \times 3^9$ encoding numbers can be obtained therewith. The application of the function-code pin 12 of the IC MSI2 is that when the input thereof is high, and two different waveforms are also input to the pin 9, the pin 11 will output a high signal with a longer timer duration provided by the RC circuit R25, C27, and another high signal with a short time duration provided by the RC circuit R24, C26. These two different timing signals, in the preferred embodiment, respectively represent the "up" signal and the "down" signal as well. Whereas, when the input of the function code of the pin 12 is a low signal with another predetermined waveform input to the pin 9 and a high signal to the pin 11 in the time provided by the RC circuit R25, C27, this low signal represents the "stop" signal, and all other signals are not recognized thereat.

The tri-state signal discriminating circuit 120 is combined with an "up" state discriminating loop 121, a "down" state discriminating loop 122 and a "stop" state discriminating loop 123, wherein the "up" state discriminating loop 121 is composed of a first AND gate 124a having its input terminals separately connected to the pins 11 and 12 of the second IC MSI2, an RC charging loop R29, C29, a first NOT gate 124b, and a second NOT gate 124c, respectively connected in series; and the "down" discriminating loop 122 includes a third NOT gate 125a connected to the output of the first AND gate 124a of the "up" state discriminating loop 121, an RC discharging loop R31, C31, and a second AND gate 125b. Since the first AND gate 124a is connected to the pins 11 and 12 of the second IC MSI2, when the pin 11 outputs a high signal with a longer timer duration provided by the RC circuit R25, C27, and the pin 12 is a low signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a high signal with a longer timer duration. When the pin 11 outputs a high signal with a short time duration provided by the RC circuit R24, C26, and the pin 12 is a low signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a high signal with a short time duration. When the pin 11 outputs a high signal with a longer timer duration provided by the RC circuit R25, C27, and the pin 12 is a high signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a high signal with a longer timer duration. When the pin 11 outputs a high signal with a short time duration provided by the RC circuit R24, C26, and the pin 12 is a high signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a high signal with a short time duration. When the pin 11 outputs a low signal with another predetermined waveform input to the pin 9, and the pin 12 is a high signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a low signal. When the pin 11 outputs a low signal with another predetermined waveform input to the pin 9, and the pin 12 is a low signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a low signal. When the pin 11 outputs a high signal with a longer timer duration provided by the RC circuit R25, C27, and the pin 12 is a high signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a high signal with a longer timer duration. When the pin 11 outputs a high signal with a short time duration provided by the RC circuit R24, C26, and the pin 12 is a high signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a high signal with a short time duration. When the pin 11 outputs a low signal with another predetermined waveform input to the pin 9, and the pin 12 is a high signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a low signal. When the pin 11 outputs a low signal with another predetermined waveform input to the pin 9, and the pin 12 is a low signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a low signal.

Since the first AND gate 124a is connected to the pins 11 and 12 of the second IC MSI2, when the pin 11 outputs a high signal with a longer timer duration provided by the RC circuit R25, C27, and the pin 12 is a low signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a high signal with a longer timer duration. When the pin 11 outputs a high signal with a short time duration provided by the RC circuit R24, C26, and the pin 12 is a low signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a high signal with a short time duration. When the pin 11 outputs a low signal with another predetermined waveform input to the pin 9, and the pin 12 is a high signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a low signal. When the pin 11 outputs a low signal with another predetermined waveform input to the pin 9, and the pin 12 is a low signal with another predetermined waveform input to the pin 9, the output of the first AND gate 124a is a low signal.

5 nected to the pins 11 and 12 of the second IC MSI2, when the input k from the function code pin 12 and the input 1 of a timing signal R25 X C27 from the pin 11 are both at high state, the output m of the first AND gate 124a will be high with a time duration provided by the RC circuit R25, C27. Because the time of this "H" signal from the R25, C27 is sufficient for the charging loop R29, C29 to be charged to a high voltage level, the output n thereof will be at high state, and, through the first and second NOT gates 124b and 124c, this "H" signal will remain high at the output r of the second NOT gate 124c. In the preferred embodiment, this "H" signal is the "up" signal. However, when the pin 11 of the second IC MSI2 outputs an "H" signal with a time duration provided by the RC circuit R24, C26, due to the fact that the configuration of the preferred embodiment of this invention is based on $R25 \times R27 > \frac{2}{3} R29 \times C29$, the time of the "H" signal from the RC circuit R24, C26 will not enable the RC charging circuit R29, C29 of the "up" state discriminating loop 121 to be charged to a high voltage level. Thus, the output o of the first NOT gate 124b is also at high state. Meanwhile, as the "H" signal of the first AND gate 124a is rendered as an "L" signal through the third NOT gate 125a, the RC discharging circuit R31, C31 will discharge to a low voltage level in the predetermined RC time; while, upon receiving the "H" signal from the output o of the first NOT gate 124b and output p from the RC discharging circuit R31, C31, the second AND gate 125b will output an "H" signal therefrom. This "H" signal output in the preferred embodiment is the "down" signal.

40 The "stop" state discriminating loop 123 is composed of a fourth NOT gate 126a and a third AND gate 126b, both of which are respectively connected to the pin 11 and pin 12 of the second IC MSI2, when the output of the pin 12 is an "L" signal while the output of the pin 11 is an "H" signal having a time duration from the RC circuit R24, C26, the output s of the third AND gate 126b will be an "H" signal which is the "stop" signal in the preferred embodiment. Owing to the fact that the output signal of the first IC MSI1 is relayed to the first AND gate 124a of the "down" state loop 122 through an OR gate 114; when the input of the pin 12 of the second IC MSI2 is at "L" state and being converted into an "H" state through the fourth NOT gate 126a, the signal fed into the third AND gate 126b is always kept at "H" state. Under this condition, as soon as the superheterodyne receiver 111 has a signal in output thereat, this output signal will be instantly encoded by the second IC MSI2 and output therefrom. This is the instant "stop" configuration specifically arranged in the preferred embodiment of this invention for effect-

matic rolling door.

70 The second triggering circuit 130 is mainly combined with an RC loop R26, C28, and three groups of SCR and relay loops SCR1, R11; SCR2, RL2; and SCR3, RL3, respectively coupled with the "up", "down" and "stop" state discriminating loops 121, 122 and 123. When a signal is output from the corresponding discriminating loops 121, 122 and 123, the associated SCR will be energized to activate related relay RL in operation. It shall be appreciated that the RC circuit R26, C28 is arranged therein for keeping the triggering circuit 130 in stable condition. In addition, since the hold current (IH) of the resistor R26 and the relay RL is lower than that of the SCR, after the capacitor C28 charges the SCR to keep a hold current therewith, the SCR will be turned off thereat. As a result, very minimal spike-waves are produced by the SCR so that there is no need to connect an RC loop to each SCR.

85 The feedback circuit 140 is primarily composed of a diode loop D3, D4 and an integrating loop C32, R32. As can be seen in the drawing, when any one of the SCR and relay groups SCK1, KL1; SCR2, RL2; and SCR3, RL3 is energized to conduct thereat, a sinusoidal wave signal will be developed across the diode loop D3, D4 and rectified therefrom, and then, the rectified signal will be shaped in chopped condition by a diode D2 and inverted as an "L" signal through the integrating loop C32, R32, from which an "L" signal is fed back to the pin 12 of the second IC MSI2 accordingly.

100 The control circuit 150 is combined with an "up" control loop 151, a "down" control loop 152 and a "stop" control loop 153, where the "up" and "down" control loops 151, 152 are respectively under the control of the relays RL1 and RL2 with interlocking effect. When the "up" or "down" relay RL1 or RL2 is activated, the coil U or D of the "up" or "down" control loops 151, 152 will be energized to drive the related mechanism of the automatic rolling door to move up or down therefrom. However, when the automatic rolling door has reached at the locating point set by a limit switch LSU (for up) or LSD (for down) during the movement, the associated circuit will be turned off, and the coil U or D is thus demagnetized and recovered to its original state. On the other hand, as the "stop" control loop 153 is connected in series with the "up" and "down" control loops 152 and 153, when the "stop" relay RL3 is activated, both the "up" loop 151 and the "down" loop 152 will be disabled thereat.

125 Referring to Fig. 6, there is shown an operational time sequence of the preferred embodiment illustrated in Fig. 5. As shown in Fig. 6, the time sequence is divided into three parts

"up", "down" and "stop" state operations. When the input terminals 1 and k of the first AND gate 124a are at "H" state with the terminal 1 having a time duration from R25 X C27 of the second IC MSI2, the output m of the first AND gate 124a will output an "H" signal with a time duration provided from the R25, C27. This "H" signal output is then changed into a high-voltage level at the input terminal n through the charging and discharging operations of the RC circuit R29, C39, and, after successive conversions through the first and second NOT gates 124a and 124b, an "H" signal will be produced at the output r thereof. Shown in Fig. 6(b) is a time sequence of the "down" state operation. When another "H" signal with a time from the R24, C26 of the second IC MSI2 is fed into the first AND gate 124a, the output m thereof will also be at an "H" state. However, due to the short time duration from the R24, C26, this "H" state cannot enable the RC circuit R29, C29 of the "up" state control loop 121 to be charged to a high-voltage level. Therefore, the output of the "up" state control loop 121 is maintained at "L" state. Meanwhile, the "H" signal from the R24, C26 is inverted into an "L" signal through the third NOT gate, causing the RC discharging circuit R31, C31 to suddenly go up to an "H" state and then starting to discharge so that an "H" signal will be output from the terminal q of the second AND gate 125b accordingly.

It shall be appreciated that the preferred embodiment of the signal receiving unit 2 shown in Fig. 5 can be modified to including only one PCM tri-state address IC in the PCM signal decoding circuit 110 provided that the encoding numbers of the modified embodiment are the same as that of the transmitting unit 1. As shown in Fig. 7, a modified preferred embodiment of the signal receiving unit 2 according to this invention comprises a PCM signal decoding circuit 110, a tri-state signal discriminating circuit 120, a triggering circuit 130 and a feedback circuit 140. As can be seen in the drawing, only one PCM tri-state address IC MSI is used, and the control circuit 150 in Fig. 5 is also removed without affecting the performance of the preferred embodiment of the signal receiving unit 2.

CLAIMS

1. A radio remote control apparatus with encoded signals for automatic rolling doors characterized by:

(a). a signal transmitting device combined with: a control signal setting means for providing different kinds of control signals to be output one kind at a time on a selective basis; a memory means coupled with said control signal setting means for outputting a series of tristate signals of "up", "down" and "stop" in conjunction with said control signal setting means; a function encoding means associated

with said memory means for providing a series of encoded tri-state signals; a tri-state address encoding means connected to said function encoding means for providing a series of encoding numbers in multiple powers of base 3; a counting means connected to said memory means for providing oscillations and outputting a series of alternating pulses; an address converting means coupled with said tri-state address encoding means and said counting means for outputting a series of encoded address signals; a first triggering means connected with said memory means and said counting means for providing a triggering signal therefrom; an encoded number transmission means associated with said counting means and said triggering means for transmitting a series of modulated address encoding signals; and a radio transmitting means coupled with said encoded number transmission means for converting said modulated address encoding signals into radio transmitting signals and transmitting same; and

(b). a radio receiving device associated with said radio transmitting device and combined with: a PCM signal decoding means for receiving the radio signal from said radio transmitting device and decoding the same for outputting correct PCM tri-state signals therefrom; a PCM signal discriminating means connected to said PCM signal decoding means for identifying the tri-state signals input therein and outputting the identified signals in mono-state; a second triggering means coupled with said signal discriminating means for converting said mono-state signals into a triggering signal; a feedback means connected to said second triggering means for feeding the triggering signal back to said PCM signal decoding means; and a control means electrically connected to said second triggering means and mechanically coupled with an automatic rolling door for converting said triggering signal into a control signal so that operations of up, down and stop of the automatic rolling door can be safely effected therewith.

2. A radio remote control apparatus according to Claim 1 wherein said control signal setting means is characterized by: three signal setting loops each having a pushbutton coupled therewith for outputting three different kinds of control signals respectively representing the control of "up", "down" and "stop" operations.

3. A radio remote control apparatus according to Claim 1 wherein said memory means is characterized by three sets of memory circuit separately connected to said signal setting loops for providing a memorized output in conjunction with the operations of said push-buttons.

4. A radio remote control apparatus according to Claim 1 wherein said function encoding means is characterized by a high-impedance semiconductor having an output and a plurality

of inputs respectively coupled with said memory means for providing three encoded signals in "open", "high" and "low" states.

5. A radio remote-control apparatus accord-

ing to Claim 1 wherein said tri-state address encoding means is characterized by an address circuit having a first address portion combined with nine high-impedance semiconductor switches in series, and a second address portion with eight high-impedance semiconductor switches in series, and connection with said first address portion for providing an output with a multiplicity of address encoding numbers therefrom.

6. A radio remote control apparatus according to Claim 1 wherein said counting means is characterized by a counting circuit coupled with said memory means for performing the transmission of a modulated signal in tri-state address encoded number and the feeding back a "clear" signal to said memory means for performing the transmission of a modulated signal in tri-state address encoded number and the feeding back of a "clear" signal to said memory means so as to clear out the control signal thereof.

7. A radio remote control apparatus according to Claim 1 wherein said address converting means is characterized by a series-connected NOR gate and NOT gate circuit coupled with said counting means and said tri-state address encoding means for permitting the output of said address encoded numbers one set at a time under the control of said counting means.

8. A radio remote control apparatus according to Claim 1 wherein said first triggering means is characterized by an OR gate circuit coupled with both said counting means and said memory means for outputting a high-state triggering signal therefrom.

9. A radio remote control apparatus according to Claim 1 wherein said encoded number transmission means is characterized by a PCM tri-state address IC coupled with said counting means and said first triggering means for outputting a modulated signal with tri-state address encoded numbers.

10. A radio remote control apparatus according to Claim 1 wherein said radio signal transmitting means is characterized in combination with an RF oscillator, an amplifier and an antenna, and connected to said encoded number transmission means for converting the modulated signals received from said encoded number transmission means into radio signals to be transmitted therefrom.

11. A radio remote control apparatus according to Claim 1 wherein said PCM signal decoding means is characterized by: a superheterodyne receiving circuit for receiving the radio signals from said signal transmitting device; a first PCM signal decoding circuit connected to said superheterodyne receiving cir-

encoding numbers; and a second PCM signal decoding circuit coupled with said superheterodyne receiving circuit and said first PCM signal decoding circuit and being capable of decoding up to 3^8 encoding numbers; thereby, a great variety of up to $3^9 \times 3^8$ decoding numbers are available for decoding the tri-state signals received from said receiving circuit and outputting them in mono-state PCM signals therefrom.

12. A radio remote control apparatus according to Claim 11 wherein said first PCM signal decoding circuit includes: a first PCM tri-state address IC for signal decoding operations; a first RC oscillating loop connected to said first PCM tri-state address IC for comparing the frequency of the received tri-state signals; and a first RC timing loop coupled with said first PCM tri-state address IC for encoded number identification thereof so as to effect an output from said first PCM tri-state address IC within a time limit set by said first RC timing loop.

13. A radio remote control apparatus according to Claim 11 wherein said second PCM signal decoding circuit includes: a second PCM tri-state address IC for signal decoding operations; a second RC oscillating loop connected to said second PCM tri-state address IC for comparing the frequency of the received tri-state signals; and a second RC timing loop coupled with said second PCM tri-state address IC for encoded number identification so as to effect an output from said second PCM tri-state address IC within a time limit set by said second RC timing loop.

14. A radio remote control apparatus according to Claim 13 wherein when said first PCM tri-state address IC and said second PCM tri-state address IC are connected in series, the time limit provided by said first RC timing loop is sufficient for said second PCM tri-state address IC to receive at least two complete PCM tri-state signals.

15. A radio remote control apparatus according to Claim 1 wherein said tri-state discriminating means is characterized by: an "up" state discriminating loop coupled with said second PCM tri-state address IC; a "down" state discriminating loop connected to said "up" state discriminating loop; and a "stop" state discriminating loop coupled with said second PCM tri-state address IC and associated with said "up" and "down" state discriminating loops; thereby, said mono-state signals received from said PCM signal decoding means are respectively discriminated by the related "up", "down" and "stop" discriminating loops, and a mono-state signal involving one of said tri-state signals "up", "down" or "stop" is output therefrom.

16. A radio remote control apparatus according to Claim 1 wherein said triggering means is characterized by three sets of series-

led with said "up", "down" and "stop" discriminating loops so that when a monostate signal is output from any one of said "up", "down" and "stop" state discriminating

- 5 loops, a related SCR will be energized to drive the associated relay for output a control signal therefrom.

17. A radio remote control apparatus according to Claim 1 wherein said feedback
10 means is characterized by a diode regulating loop and an integrating loop respectively coupled with said triggering means and said PCM signal decoding means for feeding the control signal of "up" and "down" state back
15 into said PCM signal decoding means.

18. A radio remote control apparatus according to Claim 1 wherein said control means is characterized by an "up" control loop, a "down" control loop, and a "stop" control
20 loop combined together, where said "up" control loop and "down" control loop are respectively coupled with the related relays of said second triggering means and the control mechanism of an automatic rolling door for
25 effecting operations of up and down movements; while said "stop" control loop is series-connected with said "up" and "down" control loops, thereby, when a "stop" state signal is received and output therefrom, the
30 operation of the "up" control loop or the "down" control loop will be immediately stopped thereat.

19. A radio remote control apparatus substantially as hereinbefore described with reference to the accompanying drawings.
35